An accumulation mode SOI pMOSFET model for simulation of analog circuits meant for high-temperature applications is presented in the paper. The model is based on explicit expressions for the drain current with an infinite order of continuity what assures smooth transitions between different operation regimes of the transistor. This model is valid for all regimes of normal operation, demonstrates proper description of high-temperature behavior of the subthreshold and off-state current. The model characteristics show a good agreement with the experimental data for temperatures up to 300 °C.
Introduction
Nowadays high-temperature electronics is a very important technology, especially for oil & gas, aerospace and automotive industries. Micronic silicon-on-insulator (SOI) CMOS technologies have proved to be the most mature for the 200-350 °C range of operation [1] . In particular, accumulation-mode (AM) SOI pMOSFETs appear very promising for the design of analog circuits operating in the wide temperature range (up to 350 °C) [1] . For developing these circuits, it is necessary to have an AM SOI pMOSFET model that is continuous in all regimes of operation, and derivatives of which are also continuous ( ∞ C -continuous model). Such model has not been developed yet for high temperatures. In this paper, we present an extension to high temperatures of the roomtemperature models developed by B. Iñiguez et al. [2, 3] .
Model
As it is well known, the AM SOI MOSFETs feature three possible conduction modes: conduction through front and back accumulation layers (accumulation channels) and that through the non-depleted portion of the Si film, i.e., the quasi-neutral region (body channel) [4, 5] . The AM SOI pMOSFET model [2] accounts only two of these conduction modes, which are important under typical circuit operation (see Fig. 1b ): body current and accumulation current, which appears when a portion of the front surface is in accumulation. I.e., the model is valid under the conditions, first, that the back surface of the Si film is always depleted, there are no mobile charge at the back interface and therefore current does not flow at the back interface; and second, the body current always appears in a central quasi-neutral region of the film before front accumulation develops (i.e., when the gate voltage is swept to negative values in a pMOSFET).
However, there also exists a special case of full depletion of the AM SOI pMOSFET film by back-gate bias and positive charge in the buried oxide (BOX), which appears if the doping of Si film is low. This special case can be handled using the equations similar to the fully depleted (FD) SOI nMOSFET model [3] . This is justified because in both cases the Si film is fully-depleted, and the conduction takes place in the (accumulation or inversion) channel at the front Si/SiO 2 interface [6] . Therefore, for the first time we develop a hightemperature model for AM SOI pMOSFETs based on the room-temperature models for AM SOI pMOSFETs [2] and FD enhancement mode (EM) nMOSFETs [3] .
Overview of room-temperature AM SOI pMOSFET model with body channel A. Front surface depleted
The width of the body current path depends on the depth of the depletion regions controlled by the front and the back gates. The back depletion depth, db x , can be assumed to be constant along the channel [4, 7] and equal to (1)
The front depletion depth at a certain point of the channel can be written as (
In (1) and (2) 
However, even when the whole silicon film is fully depleted below the threshold, there is still a diffusion current component (the subthreshold component) that depends exponentially on
To develop a unified model, we have to consider both the drift (that dominates above the threshold) and the diffusion term (that dominates below threshold) of the body current. We define the effective potential ψ in order to extend (2) below the threshold, so that the resulting bc q is written as
where of b bt
Hence, (3) is a generalization of (2) in which we have replaced c V by the effective potential ψ in order to extend the validity of the expression of bc q into the subthreshold regime. In the subthreshold regime, bc q depends exponentially on [8] . So, ψ tends to c V above the threshold, and in the subthreshold it tends to a value that gives such dependence of bc q .
Therefore, the relationship between ψ and bc q is bc bt a bc dq t qN
We write the body channel current as the sum of the drift and diffusion terms
where b μ is the mobility in the silicon film, and
is the thermal voltage. Using (3) in (4), we obtain the following expression of the body channel current when the front surface is fully depleted:
where s bc q , and d bc q , are the body channel mobile charge densities at the source and drain ends, respectively.
B. Front surface accumulated
When a portion of the front surface is in accumulation, the accumulation charge density at a point of the surface can be written as [7] ( )
Writing the accumulation current as 
where d ac q , and s ac q , are the accumulation charge densities at the source and drain ends, respectively, obtained from (7) .
When the front surface is fully accumulated, neglecting the thickness of the accumulation layer, the body current is written as where 'bcnd' index stands for 'Body Current at Non-Depleted front surface', and ds V is the drain-source voltage.
C. Front surface partly accumulated, partly depleted
To develop a unified model, we have to assume that there can be a portion of the channel with accumulation at the surface (from the source, 0 = x , to a length 1 L x = , see Fig. 1b ) and a portion with depletion at the surface (from 1 L x = to the drain, L x = ). By integrating the drift-diffusion equation from source to drain, we obtain
To integrate, we make the following variable changes: between 0 = x and 1 L x = we can write of ac c c dq dV = from (7) . Between (4) . To obtain an analytical solution, we assume that the effective mobilities b μ and ac μ are independent of the position on the channel (as we will discuss below, ac μ depends on the applied voltages). We get Eq. (11) can be extended to all the possible regimes (including the surface accumulated from the source to drain and that depleted from the source to drain) replacing (6), (8) and (9), respectively. Please, note that this does not mean that the total channel current is considered as the sum of three components in parallel; in fact these two components of the body current appear in series, but they are not written as (6) 
D. Continuous expressions
To further develop the unified single-piece model, we need to approximate unified expressions for accumulation and quasi-neutral (body) charges at source and drain ends . So, we have the following expression for the quasi-neutral mobile charge density:
and 
where ( ) ( )
( 1 < ) is the parameter that controls the transition from below to above threshold, 0 v is a fitting parameter that controls the magnitude of the body charge density above the threshold, and n corresponds to the subthreshold slope.
Above the threshold and below the flat band ( (14) and (15) we get that to the first order
; substituting (14) in (13) we obtain from (12) that bc q is, to the first order, proportional to The diffusion term -the latter term in Eq. (6) -only dominates in the subthreshold regime. Due to intrinsic overestimation in the calculation of bc q by using Eq. (12) , which can affect the near-threshold regime, we modify (6) by using, instead of T v , the factor 
, as it should. 
Second-order effects
Here we improve the model by including the secondorder effects such as vertical and lateral field effects, channel-length modulation and series resistance [2] . Generally, influence of such effects is not very important at the used channel length, but it could be noticeable at large drain voltages (in the saturation regime), and become much more significant with decreasing the channel length. In this subsection, we describe briefly the main second-order corrections used in the model [2] .
A. Vertical field effect
In the above analysis, we have not considered the degradation of the surface mobility along the channel. However, we can keep the same equations using an effective surface mobility 
where
is the average field along the channel of the normal in the accumulation layer.
There is no degradation of the body mobility b μ , since the normal field is low in the body region.
B. Lateral field effect
However, both the body and surface components of the current are affected by the velocity saturation effect. We assume that the drift velocity of charge carriers in the body can be written as
and as
, where sat v is the saturation velocity. ; we will define this length later), we finally get the same expression of the body current bcnd bcd
, and dse V is the effective drain-source voltage. Assuming the same velocity-field relationship for the surface component, ac I has the same expression as in Section 2.1, but with ac
dse V is defined as an interpolation function that tends to ds V in the linear regime and to saturation voltage sat d V in the saturation one:
where TS A is a fitting parameter that controls the transition from the linear regime to saturation. In the subthreshold, the effect of saturation velocity is negligible and dse V should tend to zero. The saturation voltage is defined as the drain-source voltage, at which in the quasi-neutral region the carriers travel at a constant velocity, the saturation velocity sat v .
It is obtained by equating the expression of ds I to eff , sat b a ds t qN Wv I = .
In our case, it cannot be found analytically, so we use a special approximation again, valid in all operation regimes owing to the use of the interpolation function (14) bt 
C. Channel length modulation
When the body conduction is in the saturation regime, the channel length modulation effect has to be accounted for. We write sat eff
, where sat l is the modulated channel length:
, and d l is the characteristic length that is considered as adjustable parameter.
D. Series resistance
The effect of the series drain and source resistance is included to the first order by a multiplication factor:
where i d I , is the drain current expression without accounting for the series resistance and ( )
and tot R is the total parasitic drain-source resistance.
Fully-depleted AM SOI pMOSFET roomtemperature model
Here we consider the case of fully-depleted low-doped AM SOI pMOSFET, deriving it from the FD EM SOI nMOSFET model [3] .
A. Overview of FD EM SOI nMOSFET roomtemperature model
The ∞ C -continuous FD enhancement mode (EM) SOI nMOSFET model [3] is based on the physical expression for the mobile charge density in the front inversion channel nf Q :
where S n is the subthreshold slope ideality factor, and 2 nf Q is a special approximation function:
In (25) the second term in the logarithm dominates in weak inversion and the third one in strong inversion. Here n stands for the body factor in strong inversion.
NT S
controls the transition from weak to strong inversion ( 1 <
). ( F φ is the Fermi potential). While this threshold value appears in a weak inversion term of (25), a different value is introduced in the strong inversion term, f V th , to take into account that the strong inversion surface potential is always larger than
by a few T v . This capability to use two threshold voltages is an advantage over other models, which have to artificially overestimate the mobility degradation, especially for moderate gf V , in order to account for the threshold voltage increase from weak to strong inversion [9] . These two threshold voltages could be expressed as
could be considered as fitting parameters or derived from other technology parameters.
The interpolation function (24) tends to the desired physically proper limits in weak and strong inversion and yields continuous expression for the current:
where n μ is the electron mobility, 
B. Customization for the case of FD low-doped AM SOI pMOSFET
Therefore an explicit ∞ C -continuous model for FD EM nMOSFET is obtained in previous subsection. Here we demonstrate that it can be customized for the case of FD low-doped AM pMOSFET by appropriate change of voltage signs. Other device type dependent parameters, such as surface potentials, zero for weak accumulation and a few T v lower for strong accumulation, are fully encapsulated in the two threshold voltages 
Here bb c is the capacitance of the film and the back oxide in series,
is the film capacitance, and sa φ is the surface potential of strong accumulation. Now we can use The second-order effects are introduced similarly as described in Section 2.2, for details please refer the original paper [3] .
Developing of high-temperature model A. General temperature dependences
Due to the fact that the ∞ C -continuous model described above was developed on physical principles and depends only on physical parameters of the device, there is clear possibility to introduce temperature dependences of all the parameters. Temperature dependences of all the main parameters of AM SOI pMOSFET (intrinsic carrier concentration i n , bandgap width g E , mobility μ , etc.)
are well-known [11] . However, this is not enough to develop the high-temperature model, because some assumptions of the described above model are not valid at high temperatures.
B. Subthreshold slope at high temperatures
The main problem is that the potential distribution in the film at high temperatures differs significantly from the potential distribution at room temperature, and the charge-sheet model approximation which is used in the ∞ C -continuous models [2, 3] described in the previous sections becomes inaccurate [12] . As a result, we have considerable disagreement between the model and experimental curves in the subthreshold and off-state regions, while off-state currents at high temperatures becomes extremely large and can influence the normal operation of devices, so proper modeling of them is necessary. The models like [2, 3] described above predict linear behavior of the subthreshold slope dependence upon temperature, while our experiment states that this dependence is highly nonlinear. This was explained using numerical simulation by prevalence of diffusion component of current [12] . Instead of numerical simulations, we used an empirical dependence extracted from experimental data: a combination of 3rd power polynomial and exponential dependences (see 
C. High-temperature off-state currents
We consider two components of the off-state leakage currents in the accumulation mode p-channel device: current due to the thermal generation in the body film bulk (diffusion current) and current due to the thermal generation in the drain-depleted body film region (generation current). The diffusion component is expressed as [11] ( )
where c L is the diffusion length (or the effective device length if the latter is shorter). As it was showed previously [12] , the total carrier density responsible for the diffusion component in the case of accumulation mode p-channel devices is the same as in the case of the enhancement mode n-channel ones, so we used common approximation for minority carrier density a i N qn 2 .
The generation current in the depleted region of the body near the drain is expressed as [11] 
i L stands for the depth of depleted region near the drain, where the thermal generation rate is maximal and outside of it the rate is negligible, g τ is the generation lifetime. Therefore, the total off-state current is osg osd
(32) 
Results and discussion

Fully-depleted AM SOI pMOSFET roomtemperature model
The obtained model was validated using experimental data, obtained for AM SOI pMOSFET devices, fabricated on UNIBOND material in DICE, UCL (Belgium). The devices possessed the following parameters: the front gate oxide, film and BOX thicknesses were 308, 889 and 4000 Å, the channel doping was 3 16 cm 16 2 − × only, and the channel length and width were L = W = 20 μm. Temperature measurements were performed up to 300 °C. Due to low doping of the Si film, we have the case of fully-depleted AM SOI pMOSFET.
Using the model, it is possible to find values of device parameters by fitting the model curve to experimental data. For this aim, the method of Fast Simulated Diffusion was used [13] , especially developed for resolving of multidimensional minimization problems like MOSFET modeling is. The found values of main parameters at room temperature are shown in Table. The model also accounts the effect of decreasing the device length and width during technological processes of device manufacturing, i.e., doping of the source and drain region and forming the side oxides. The appropriate corrections, lateral diffusion length for the channel length, and diffusion width for the width were determined and listed in Table. In Fig. 3 , we demonstrate the comparison of the experimental and model curves of the transistor transfer characteristics ( , see Fig. 3b ) regimes of operation for different back-gate bias voltages. In Fig. 4 , we compare the same curves in the logarithmic scale to see the results of modeling in the subthreshold region. It is clearly seen that the model shows a good agreement with measurements in all the regions from subthreshold (Fig. 4 ) to above threshold voltages ( Fig. 3) both in linear and saturation regimes. ) at room temperature for various back-gate biases in the subthreshold region.
In Fig. 5 , we compare the model and measured output characteristics ( ) at room temperatures. One can observe a good agreement for all the regimes of operation, from the linear to saturation ones.
High-temperature simulations
With regards to the main result of this work, i.e., modeling the high-temperature AM MOSFET characteristics, the temperature dependences of the main model parameters are presented in Table. Fig . 6 shows a comparison of the measured and model curves for AM SOI pMOSFET at high temperatures. As one can see, modeled characteristics show a good agreement with experimental results in the wide range of temperatures (from the room temperature up to 300 °C) in linear ( Fig. 6a ) and saturation (Fig. 6b ) at room temperature for zero back-gate bias.
The same characteristics, depicted in the logarithmic scale in Fig. 7a , show the behavior of the model curves in the subthreshold and off-state regions. As one can see, the subthreshold swing dependence upon temperature is very good. The model curves exhibit smooth transition between all the regimes of operation (from the off-state through subthreshold to the above threshold region). Also, the off-state current temperature dependence is correctly modeled. In Fig. 7b , we have more vivid picture of this dependence. The model curves demonstrate proper quantitative and qualitative description of the off-state current dependence upon temperature. As it should be expected, we have significant difference between the saturation and linear off-state currents at low temperatures, which is explained by increasing the generation current (30) high temperatures the diffusion current increases significantly, and it becomes the dominant component of the leakage current. Therefore, the difference between off-state currents in the saturation and linear regimes caused by the generation component becomes slighter at high temperatures, as clearly seen from Fig. 7b . The same feature of leakage current behavior at high temperatures was reported previously [12] .
In Fig. 8a , comparing the experimental and model threshold voltage dependences upon temperature is presented. The experimental values of the threshold voltage were obtained from the experimental g d V I curves by using the 2 nd derivative method [14] (simple illustration of the method is depicted in Fig. 8b ). Model curves are straight lines according to the chosen dependence of the threshold voltage upon temperature, and taking the dispersion of experimental values into consideration, model curves show a good coincidence with the experimental ones (Fig. 8a) .
The important analog parameter temperatures is plotted in Fig. 9 . When the value of d m I g is the largest ones, the maximum voltage gain of a MOSFET is obtained [7] . As Fig. 9a shows, the maximum of this parameter is getting lower with increase of temperature, due to the degradation of subthreshold operation, which infers that the maximum voltage gain of the device is significantly decreased. Nevertheless, when biasing the devices at the ZTC point, to maintain constant bias with temperature for analog circuits such as amplifiers [15] , we observe and correctly model a much reduced degradation of the d m I g coefficient with temperature (Fig. 9b) .
The gate-source intrinsic capacitance ( , and with the channel length and width of μm 20 [4] . There is also a good agreement through all the regimes for different values of the drain voltage. 
Conclusions
The high-temperature AM SOI p-MOSFET model has been developed in the paper. The model is based on the approximate ∞ C -continuous expressions of the accumulation and quasi-neutral charge densities. The obtained agreement between the model and experimental data for AM SOI p-MOSFET characteristics is very good. We specifically developed new formulations for the subthreshold slope and off-state currents. The model works properly in all the operation regimes including subthreshold and off-state conduction in the range from the room temperature up to 300 °C. A smooth transition between different operation regimes, as well as proper modeling the AC and DC MOSFET characteristics (ZTC, transconductance-to-drain current ratio, intrinsic capacitances) is demonstrated, which allows to use the model for high-temperature analog circuits simulations.
